

## TL5209 500-mA Low-Noise Low-Dropout Voltage Regulator With Shutdown


### 1 Features

- Adjustable Output Voltage
- 1%/2% Accuracy (25°C/Full Range)
- 500-mV (Maximum) Dropout at Full Load of 500 mA
- Tight Regulation Overtemperature Range
  - 0.1%/V (Maximum) Line Regulation
  - 0.7% (Maximum) Load Regulation
- Ultra Low-Noise Capability (300 nV/ $\sqrt{\text{Hz}}$  Typical)
- Shutdown Current of 3  $\mu\text{A}$  (Maximum)
- Low Temperature Coefficient
- Current Limiting and Thermal Protection
- Stable With Minimum Load of 1 mA
- Reverse-Battery Protection
- Applications
  - Portable Applications (PDAs, Laptops, Cell Phones)
  - Consumer Electronics
  - Post-Regulation for SMPS
- Available in Convenient SOIC-8 Surface-Mount Package

### 2 Applications

- Set-Top Boxes
- PCs and Notebooks
- EPOS
- Building Automation

### 4 Typical Application Schematic



### 3 Description

The TL5209 device is 500-mA low-dropout (LDO) regulator that is well suited for portable applications. It has a lower quiescent current than most traditional PNP regulators and allows for a shutdown current of 0.05  $\mu\text{A}$  (typical). The TL5209 also has very good dropout voltage characteristics, requiring a maximum dropout of 10 mV at light loads and 500 mV at full load. In addition, the LDO also has a 1% output voltage accuracy and very tight line and load regulation that is comparable to its CMOS counterparts.

For noise-sensitive applications, the TL5209 allows for low-noise capability through an external bypass capacitor connected to the BYP pin, which reduces the output noise of the regulator. Other features include current limiting, thermal shutdown, reverse-battery protection, and low temperature coefficient.

The TL5209 is available with adjustable output. Offered in an SOIC-8 surface-mount package, the TL5209 is characterized for operation over the virtual junction temperature ranges of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL5209	SOIC (8)	4.90 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description .....	<b>12</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes .....	<b>12</b>
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>13</b>
<b>4 Typical Application Schematic</b> .....	<b>1</b>	9.1 Application Information .....	<b>13</b>
<b>5 Revision History</b> .....	<b>2</b>	9.2 Typical Application .....	<b>13</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>16</b>
<b>7 Specifications</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>16</b>
7.1 Absolute Maximum Ratings .....	<b>3</b>	11.1 Layout Guidelines .....	<b>16</b>
7.2 ESD Ratings .....	<b>3</b>	11.2 Layout Example .....	<b>16</b>
7.3 Recommended Operating Conditions .....	<b>3</b>	<b>12 Device and Documentation Support</b> .....	<b>17</b>
7.4 Thermal Information .....	<b>4</b>	12.1 Community Resources .....	<b>17</b>
7.5 Electrical Characteristics .....	<b>4</b>	12.2 Trademarks .....	<b>17</b>
7.6 Typical Characteristics .....	<b>5</b>	12.3 Electrostatic Discharge Caution .....	<b>17</b>
<b>8 Detailed Description</b> .....	<b>12</b>	12.4 Glossary .....	<b>17</b>
8.1 Overview .....	<b>12</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>17</b>
8.2 Functional Block Diagram .....	<b>12</b>		

## 5 Revision History


### Changes from Revision A (May 2007) to Revision B

Page

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section .....

1

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
ADJ/BYP	4	I	Adjust/Bypass pin, forces a constant voltage of 1.242 V to allow for adjusting the output voltage with external resistors. A bypass capacitance can be used on this pin to slow down the ramp up of the output voltage.
EN	1	I	Control input, active high
GND	5-8	-	Ground
IN	2	I	Input voltage
OUT	3	O	Output voltage

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_I$	Continuous input voltage	-20	20	V
$V_O$	Output voltage		7.5	V
$T_{stg}$	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_I$	Input voltage	2.5	16	V
$V_O$	Output voltage		6.5	V
$V_{EN}$	Enable input voltage	0	$V_I$	V
$T_J$	Operating junction temperature	-40	125	°C

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TL5209	UNIT
		D [SOIC]	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	61.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	14.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	55.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

V<sub>IN</sub> = V<sub>OUT</sub> + 1 V, C<sub>OUT</sub> = 4.7 μF, I<sub>OUT</sub> = 1 mA, full range T<sub>J</sub> = –40°C to 125°C

PARAMETER	TEST CONDITIONS	T <sub>J</sub>	MIN	TYP	MAX	UNIT
Output voltage accuracy	V <sub>OUT</sub> = 2.5 V for ADJ only	25°C	–1%		1%	
		–40°C to 125°C	–2%		2%	
αV <sub>OUT</sub> Output voltage temperature coefficient		–40°C to 125°C		40		ppm/°C
Line regulation	V <sub>IN</sub> = (V <sub>OUT</sub> + 1 V) to 16 V	25°C		0.009	0.05	%V
		–40°C to 125°C			0.1	
Load regulation	I <sub>OUT</sub> = 1 mA to 500 mA <sup>(1)</sup>	25°C		0.05%	0.5%	
		–40°C to 125°C			0.7%	
V <sub>IN</sub> – V <sub>OUT</sub> Dropout voltage <sup>(2)</sup>	I <sub>OUT</sub> = 1 mA	25°C		45	60	mV
		–40°C to 125°C			80	
	I <sub>OUT</sub> = 50 mA	25°C		115	175	
		–40°C to 125°C			250	
	I <sub>OUT</sub> = 100 mA	25°C		150	250	
		–40°C to 125°C			300	
	I <sub>OUT</sub> = 500 mA	25°C		350	500	
		–40°C to 125°C			600	
I <sub>Q</sub> Quiescent current	V <sub>EN</sub> ≥ 3 V, I <sub>OUT</sub> = 1 mA	25°C		100	140	μA
		–40°C to 125°C			170	
	V <sub>EN</sub> ≥ 3 V, I <sub>OUT</sub> = 50 mA	25°C		350	650	
		–40°C to 125°C			900	
	V <sub>EN</sub> ≥ 3 V, I <sub>OUT</sub> = 100 mA	25°C		1.2	2	mA
		–40°C to 125°C			3	
	V <sub>EN</sub> ≥ 3 V, I <sub>OUT</sub> = 500 mA	25°C		8	20	
		–40°C to 125°C			25	
I <sub>min</sub> Minimum load current <sup>(3)</sup>		–40°C to 125°C			1	mA
I <sub>SD</sub> Shutdown current	V <sub>EN</sub> ≤ 0.4 V	25°C		0.05	3	μA
		–40°C to 125°C			8	
	V <sub>EN</sub> ≤ 0.18 V	25°C		0.1		
Ripple rejection	f = 120 Hz	25°C		75		dB
I <sub>LIMIT</sub> Current limit	V <sub>OUT</sub> = 0 V	25°C		700	900	mA
		–40°C to 125°C			1000	

(1) Low duty cycle testing is used to maintain the junction temperature as close to the ambient temperature as possible. Changes in output voltage due to thermal effects are covered separately by the thermal regulation specification.

(2) Dropout is defined as the input to output differential at which the output drops 2% below its nominal value measured at 1-V differential.

(3) For stability across the input voltage and temperature. For ADJ versions, the minimum current can be set by R1 and R2.

**Electrical Characteristics (continued)**



$V_{IN} = V_{OUT} + 1\text{ V}$ ,  $C_{OUT} = 4.7\ \mu\text{F}$ ,  $I_{OUT} = 1\text{ mA}$ , full range  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$T_J$	MIN	TYP	MAX	UNIT
$\Delta V_{OUT}/\Delta P_D$ Thermal regulation <sup>(4)</sup>	$V_{IN} = 16\text{ V}$ , 500-mA load pulse for $t = 10\text{ ms}$	$25^\circ\text{C}$		0.05		%/W
$V_n$ Output noise	$V_{OUT} = 2.5\text{ V}$ , $I_{OUT} = 50\text{ mA}$ , $C_{OUT} = 2.2\ \mu\text{F}$ , $C_{BYP} = 0$	$25^\circ\text{C}$		500		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{OUT} = 50\text{ mA}$ , $C_{OUT} = 2.2\ \mu\text{F}$ , $C_{BYP} = 470\ \text{pF}$ <sup>(5)</sup>	$25^\circ\text{C}$		300		
$V_{EN}$ Enable logic voltage	$V_{EN} = \text{logic LOW (shutdown)}$	$25^\circ\text{C}$			0.4	V
		$-40^\circ\text{C}$ to $125^\circ\text{C}$			0.18	
	$V_{EN} = \text{logic HIGH (enabled)}$	$25^\circ\text{C}$	2			
$I_{EN}$ Enable input current	$V_{EN} \leq 0.4\text{ V (shutdown)}$	$25^\circ\text{C}$		0.01	-1	$\mu\text{A}$
	$V_{EN} \leq 0.18\text{ V (shutdown)}$	$-40^\circ\text{C}$ to $125^\circ\text{C}$		0.01	-2	
	$V_{EN} \geq 2\text{ V (enabled)}$	$25^\circ\text{C}$		5	20	
		$-40^\circ\text{C}$ to $125^\circ\text{C}$			25	

(4) Thermal regulation is defined as the change in output voltage at a specified time after a change in power dissipation is applied, excluding line and load regulation effects.

(5)  $C_{BYP}$  is optional and connected to the BYP/ADJ pin.

**7.6 Typical Characteristics**



Typical Characteristics (continued)




Figure 3. Power Supply Rejection Ratio




Figure 4. Power Supply Rejection Ratio




Figure 5. Power Supply Rejection Ratio




Figure 6. Power Supply Rejection Ratio




Figure 7. Power Supply Ripple Rejection vs Voltage Drop




Figure 8. Power Supply Ripple Rejection vs Voltage Drop

Typical Characteristics (continued)




Figure 9. Noise Performance




Figure 10. Noise Performance




Figure 11. Dropout Voltage vs Load Current




Figure 12. Output Voltage vs Temperature




Figure 13. Ground Current vs Load Current




Figure 14. Ground Current vs Supply Voltage

Typical Characteristics (continued)




Figure 15. Ground Current vs Supply Voltage




Figure 16. Output Voltage vs Load Current




Figure 17. Output Impedance vs Frequency




Figure 18. Output Impedance vs Frequency




Figure 19. Output Voltage vs Input Voltage




Figure 20. Load Regulation



Typical Characteristics (continued)




Figure 21. Line Regulation




Figure 22. Load Transient Response




Figure 23. Load Transient Response




Figure 24. Load Transient Response




Figure 25. Load Transient Response













Figure 26. Line Transient Response

Typical Characteristics (continued)



Typical Characteristics (continued)




## 8 Detailed Description

### 8.1 Overview

The TL5209 device is a low-dropout (LDO) regulator with an input voltage range from 2.5 V to 16 V and a maximum output current of 500 mA. The output voltage can be adjusted using external resistors (R1 and R2) and has an accuracy of 1% to 2% depending on the ambient temperature. The maximum voltage drop across the device varies from 10 mV to 500 mV depending on the current load at the output.

### 8.2 Functional Block Diagram



**Figure 39. Low-Noise Adjustable Regulator**

### 8.3 Feature Description

#### 8.3.1 Enable and Shutdown

The EN pin is CMOS-logic compatible. When EN is held high (>2 V), the regulator is active. Likewise, applying a low signal (<0.4 V at 25°C) to EN or leaving it open shuts down the regulator. If the enable or shutdown feature is not needed, EN should be tied to VIN.

### 8.4 Device Functional Modes

The table below lists the expected value of VOUT as determined by the EN pin.

**Table 1. VOUT Function Table**

EN (Control Input)	VOUT
L	Open
H	$1.242 \text{ V} \times (1 + R2/R1)$

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Low-Voltage Operation


When using the TL5209 in voltage-sensitive applications, special considerations are required. If appropriate output and bypass capacitors are not chosen properly, these devices may experience a temporary overshoot of their nominal voltages.

At start-up, the full input voltage is initially applied across the regulator pass transistor, causing it to be temporarily fully turned on. By contrast, the error amplifier and voltage-reference circuits, being powered from the output, are not powered up as fast. To slow down the output ramp and give the error amplifier time to respond, select larger values of output and bypass capacitors. The longer ramp time of the output allows the regulator enough time to respond and keeps the output from overshooting its nominal value.

To prevent an overshoot when starting up into a light load ( $\neq 100 \mu\text{A}$ ), TI recommends 4.7- $\mu\text{F}$  and 470-pF capacitors for the output and bypass capacitors, respectively. At higher loads, 10- $\mu\text{F}$  and 470-pF capacitors should be used.

If the application is not very sensitive to regulator overshoot, both the output capacitor and bypass capacitor (if applicable) can be reduced.

### 9.2 Typical Application



- A.  $V_{\text{OUT}} = 1.242 \text{ V} (1 + R2/R1)$
- B. R2 should be  $\leq 470 \text{ k}\Omega$  for optimal performance.
- C. Maximum  $V_{\text{OUT}} = 6.75 \text{ V} \pm 10\%$

Figure 40. TL5209 Typical Application

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$V_{\text{IN}}$	5 V
R1	100 k $\Omega$
Load current	500 mA
Desired $V_{\text{OUT}}$	3.3 V

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Setting the Output Voltage

The TL5209 develops a 1.242-V reference voltage,  $V_{REF}$ , between the output and the adjust terminal. As shown in [Figure 40](#), this voltage is applied across resistor R1 to generate a constant current. The current  $I_{ADJ}$  from the ADJ terminal could introduce DC offset to the output. Because, this offset is very small (about 50 nA), it can be ignored. The constant current then flows through the output set resistor R2 and sets the output voltage to the desired level. [Equation 1](#) is used for calculating VOUT:

$$V_{OUT} = 1.242 \text{ V} \times (1 + R_2 / R_1) \quad (1)$$

With an R1 resistance of 100 k $\Omega$  and a desired output voltage of 3.3 V, the value for R2 can be calculated:

$$3.3 \text{ V} = 1.242 \text{ V} \times (1 + R_2 / 100 \text{ k}\Omega) \quad (2)$$

$$100 \text{ k}\Omega \times ((3.3 \text{ V} / 1.242 \text{ V}) - 1) = R_2 \quad (3)$$

$$R_2 = 165.7 \text{ k}\Omega \quad (4)$$

Therefore, with an R2 resistance of 165.7 k $\Omega$ , the output voltage can be set to 3.3 V.

The TL5209 adjustable output should not be adjusted above 6.75 V  $\pm$  10% due to the internal Zener diode clamping the output voltage above 6.75 V. Although  $I_{ADJ}$  is very small, R2 should be limited to less than 470 k $\Omega$  for optimum performance.

### 9.2.2.2 Input Capacitor

If the input of the regulator is located more than ten inches from the power-supply filter, or if a battery is used to power the regulator, TI recommends a minimum 1- $\mu$ F input capacitor.

### 9.2.2.3 Output Capacitor

As with all PNP regulators, an output capacitor is needed for stability. The required minimum size of this output capacitor depends on several factors, one of which is whether a bypass capacitor is used.

- With no bypass capacitor, TI recommends a minimum  $C_{OUT}$  of 1  $\mu$ F.
- With a bypass capacitor of 470 pF (see [Figure 40](#)), TI recommends a minimum  $C_{OUT}$  of 2.2  $\mu$ F.
- Larger values of  $C_{OUT}$  are beneficial, because they improve the regulator transient response.

Another factor that can determine the minimum size of the output capacitor is the load current. At low loads, a smaller output capacitor is needed for stability.

The equivalent series resistance (ESR) of the output capacitor also can affect regulator stability.  $C_{OUT}$  should have an ESR of  $\neq 1 \Omega$ , and it should have a resonant frequency greater than 1 MHz. Too low of an ESR can cause the output to have a low-amplitude oscillation and/or underdamped transient response. Most tantalum or aluminum electrolytic capacitors can be used for the output capacitors. However, care must be taken at low temperatures, because aluminum electrolytics use electrolytes that can freeze at low temperature ( $\neq -30^\circ\text{C}$ ). Solid tantalum capacitors do not exhibit this problem and should be used below  $-25^\circ\text{C}$ .

### 9.2.2.4 Bypass Capacitor


An optional bypass capacitor,  $C_{BYP}$ , can be externally connected to the regulator through the BYP pin for improved noise performance. Connected to the internal voltage divider and the error amplifier of the regulator, this bypass capacitor filters the noise of the internal reference and reduces the noise effects on the error amplifier. The overall result is a significant drop in output noise of the regulator. TI recommends a 470-pF bypass capacitor.

Adding a bypass capacitor has several effects on the regulator that must be taken into account. First, the bypass capacitor reduces the phase margin of the regulator and, thus, the minimum  $C_{OUT}$  needs to be increased to 2.2  $\mu$ F, as previously mentioned. Second, upon start-up of the regulator, the bypass capacitor has an effect on the regulator turnon time. If a slow ramp-up of the output is needed, larger values of  $C_{BYP}$  should be used. Conversely, if a fast ramp-up of the output is needed, use a smaller  $C_{BYP}$  or none at all.

If a bypass capacitor is not needed, BYP should be left open.

### 9.2.3 Application Curves

Figure 41 shows the expected output voltage versus R2 for various values of R1.



**Figure 41. Expected Output Voltage vs R2 Resistance**

## 10 Power Supply Recommendations


The device is designed to operate with an input voltage range of 2.5 V to 16 V. This supply must be well regulated and placed as close to the device terminals as possible. It must also be able to withstand all transient and load currents, using a recommended input capacitance of 1  $\mu\text{F}$  if necessary. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10  $\mu\text{F}$  may be sufficient.

## 11 Layout

### 11.1 Layout Guidelines

For best performance, VIN, VOUT, and GND traces must be as short and wide as possible to help minimize the parasitic electrical effects. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation.

### 11.2 Layout Example



**Figure 42. TL5209 Layout Schematic**



## 12 Device and Documentation Support

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL5209DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL5209	<a href="#">Samples</a>
TL5209DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL5209	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL5209DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL5209DR	SOIC	D	8	2500	340.5	338.1	20.6



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated